

# 2-Mbit (128K x 16) Static RAM

### **Features**

· Very high speed: 45 ns

Wide voltage range: 2.20V–3.60V
Pin-compatible with CY62136CV30

· Ultra low standby power

Typical standby current: 1μA
 Maximum standby current: 7μA

• Ultra-low active power

— Typical active current: 2 mA @ f = 1 MHz

• Easy memory expansion with CE, and OE features

· Automatic power-down when deselected

· CMOS for optimum speed/power


Offered in a Pb-free 48-ball VFBGA and 44-pin TSOP II packages

## Functional Description[1]

The CY62136EV30 is a high-performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 80% when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected ( $\overline{\text{CE}}$  HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected ( $\overline{\text{CE}}$  HIGH), outputs are disabled ( $\overline{\text{OE}}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{\text{BHE}}$ , BLE HIGH), or during a write operation ( $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW).

Writing to the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_{16}$ ). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_{15}$ ) is written into the location specified on the address pins (A $_0$  through A $_{16}$ ).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the <u>address</u> pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.



Note:

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.




# Pin Configuration<sup>[2, 3]</sup>

## VFBGA (Top View)

1	2	3	4	5	6	_
BLE	(OE)	$\bigcirc$	$\left(A_{1}\right)$	$\bigcirc$	NC	А
(I/O <sub>8</sub> )	BHE	$\bigcirc$ A <sub>3</sub>	$\bigcirc$ A <sub>4</sub>	(CE)	(I/O <sub>0</sub> )	В
(I/Q <sub>9</sub> )	(I/O <sub>10</sub> )	$\left(A_{5}\right)$	$\bigcirc$ A <sub>6</sub>	$(I/O_1)$	[/O <sub>2</sub> ]	С
Vss	(I/O <sub>11</sub> )	NC	(A <sub>7</sub> )	(I/O <sub>3</sub> )	Vcc	D
Vcc	(I/O <sub>12</sub> )	NC	(A <sub>16</sub> )	(I/O <sub>4</sub> )	Vss	E
(I/O <sub>14</sub> )	(I/O <sub>13</sub> )	(A <sub>14</sub> )	(A <sub>15</sub> )	(I/O <sub>5</sub> )	(I/O <sub>6</sub> )	F
1/O <sub>15</sub>	NC	(A <sub>12</sub> )	(A <sub>13</sub> )	WE	[/O <sub>7</sub> ]	G
NC	$\bigcirc$ A <sub>8</sub>	$\overline{A_9}$	$\left(A_{10}\right)$	$\left(A_{11}\right)$	NC	Н
_	_		_	_		

## 44 TSOP II (Top View)



## **Product Portfolio**<sup>[4]</sup>

						Power Dissipation			n	
				Speed	C	Operating ICC (mA)				
Product	V <sub>CC</sub> Range (V)		(ns)	f = 1	MHz	f = f	max	Standby	I <sub>SB2</sub> (μ <b>A</b> )	
	Min. Typ. <sup>[4]</sup> Max.			Typ. <sup>[4]</sup>	Max.	Typ. <sup>[4]</sup>	Max.	Typ. <sup>[4]</sup>	Max.	
CY62136EV30LL	2.2	3.0	3.6	45	2	2.5	15	20	1	7

### Notes:

- NC pins are not connected on the die.
   NC pins are not connected on the die.
   Pins D3, H1, G2, and H6 in the BGA package are address expansion pins for 4 Mbit, 8 Mbit, 16 Mbit and 32 Mbit, respectively.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to + 150°C Ambient Temperature with Power Applied ......-55°C to + 125°C Supply Voltage to Ground Potential ......-0.3V to 3.9V (V<sub>CC MAX</sub> + 0.3V) 

		A 1	
Operating Rang			200 111/1
Latch-up Current			> 200 mA
Static Discharge Vo (per MIL-STD-883,			> 2001V
Output Current into	Outputs (LC	OW)	20 mA
DC Input Voltage <sup>[5,6</sup>	<sup>6]</sup> 0	.3V to 3.9V (V <sub>CC</sub>	<sub>MAX</sub> + 0.3V)
DC Input Voltage <sup>[5,6</sup>	<sup>5]</sup> 0	.3V to 3.9V (V <sub>CC</sub>	MAX + 0.3

Device	Range	Ambient Temperature	<b>V</b> cc <sup>[7]</sup>
CY62136EV30LL	Industrial	–40°C to +85°C	2.2V - 3.6V

# Electrical Characteristics Over the Operating Range [5, 6, 7]

				45 ns		
Parameter	Description	Test Conditions	Min.	Typ. <sup>[4]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH	$I_{OH} = -0.1 \text{ mA}$ $V_{CC} = 2.20 \text{V}$	2.0			V
	Voltage	$I_{OH} = -1.0 \text{ mA}$ $V_{CC} = 2.70 \text{V}$	2.4			V
V <sub>OL</sub>	Output LOW	$I_{OL} = 0.1 \text{ mA}$ $V_{CC} = 2.20 \text{V}$			0.4	V
	Voltage	I <sub>OL</sub> = 2.1mA V <sub>CC</sub> = 2.70V			0.4	V
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = 2.2V to 2.7V	1.8		V <sub>CC</sub> + 0.3	V
		V <sub>CC</sub> = 2.7V to 3.6V	2.2		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> = 2.2V to 2.7V	-0.3		0.6	V
		V <sub>CC</sub> = 2.7V to 3.6V	-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$	<b>–</b> 1		+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output Disabled	<b>–</b> 1		+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating	$f = f_{MAX} = 1/t_{RC}$ $V_{CC} = V_{CCmax}, I_{OUT} = 0 \text{ mA}$		15	20	mΑ
	Supply Current	f = 1 MHz CMOS levels		2	2.5	
I <sub>SB1</sub>	Automatic CE Power-down Current — CMOS Inputs	$\begin{tabular}{ c c c c c }\hline \hline \hline \hline \hline CE & \ge V_{CC}-0.2V,\\ \hline \hline V_{IN} & \ge V_{CC}-0.2V, \ V_{IN} & \le 0.2V)\\ \hline f & = f_{MAX} \ (Address \ and \ Data \ Only),\\ \hline f & = 0 \ (OE, \ and \ WE),\\ \hline \hline \hline V_{CC} & = 3.60V\\ \hline \end{tabular}$		1	7	μА
I <sub>SB2</sub>	Automatic CE Power-down Current — CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ , $f = 0$ , $V_{CC} = 3.60V$		1	7	μΑ

## Capacitance (for all packages)[8]

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz,	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	10	pF


- 5.  $V_{IL(min.)} = -2.0V$  for pulse durations less than 20 ns.
- N<sub>IH</sub>(max)=V<sub>CC</sub>+0.75V for pulse durations less than 20ns.
   Full Device AC operation assumes a 100 μs ramp time from 0 to Vcc(min) and 200 μs wait time after V<sub>CC</sub> stabilization.
- 8. Tested initially and after any design or process changes that may affect these parameters.



## Thermal Resistance<sup>[8]</sup>

Parameter	Description	Test Conditions	VFBGA Package	TSOP II Package	Unit
$\Theta_{JA}$	[0]	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	77	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case) <sup>[8]</sup>		10	13	°C/W

## **AC Test Loads and Waveforms**




Parameters	2.50V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

# Data Retention Characteristics (Over the Operating Range) $^{[8,\ 9]}$

Parameter	Description	Conditions	Min.	Typ. <sup>[4]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		1.0			V
ICCDR	Data Retention Current	$V_{CC} = 1.0V$ $CE \ge V_{CC} - 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$		0.8	3	μА
t <sub>CDR</sub> <sup>[8]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

## **Data Retention Waveform**



### Notes

9. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \ge 100 \, \mu s$  or stable at  $V_{CC(min.)} \ge 100 \, \mu s$ .



# Switching Characteristics Over the Operating Range [10, 11, 12, 13]

		45	ns	
Parameter	Description	Min.	Max.	Unit
Read Cycle				1
t <sub>RC</sub>	Read Cycle Time	45		ns
t <sub>AA</sub>	Address to Data Valid		45	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		45	ns
t <sub>DOE</sub>	OE LOW to Data Valid		22	ns
t <sub>LZOE</sub>	OE LOW to LOW Z <sup>[11]</sup>	5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[11, 12]</sup>		18	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[11]</sup>	10		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[11, 12]</sup>		18	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		45	ns
t <sub>DBE</sub>	BLE/BHE LOW to Data Valid		22	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z <sup>[11]</sup>	5		ns
t <sub>HZBE</sub>	BLE/BHE HIGH to HIGH Z <sup>[11, 12]</sup>		18	ns
Write Cycle <sup>[13]</sup>		·		1
t <sub>WC</sub>	Write Cycle Time	45		ns
t <sub>SCE</sub>	CE LOW to Write End	35		ns
t <sub>AW</sub>	Address Set-Up to Write End	35		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	35		ns
t <sub>BW</sub>	BLE/BHE LOW to Write End	35		ns
t <sub>SD</sub>	Data Set-Up to Write End	25		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[11, 12]</sup>		18	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[11]</sup>	10		ns

### Notes:

<sup>10.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the "AC Test Loads and Waveforms" section.

11. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> for any given device.


<sup>12.</sup> t<sub>HZOE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the <u>outputs</u> enter <u>a high</u> impedence state.

13. The internal Write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.




# **Switching Waveforms** [14, 15]

Read Cycle 1 (Address Transition Controlled)<sup>[14, 15]</sup>



# Read Cycle No. 2 (OE Controlled)[15, 16]



Notes:

14. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ .


15. WE is HIGH for read cycle.

16. Address valid prior to or coincident with  $\overline{CE}$  and  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.




# Switching Waveforms (continued)[14, 15]

# Write Cycle No. 1 (WE Controlled)[13, 17, 18]



# Write Cycle No. 2 (CE Controlled)[13, 17, 18]



17. Data I/O is high impedance if  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ .


18. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}} = \text{V}_{\text{IH}}$ , the output remains in a high-impedance state.

19. During this period, the I/Os are in output state and input signals should not be applied.




# Switching Waveforms (continued) $^{[14, 15]}$

# Write Cycle No. 3 (WE Controlled, OE LOW)[18]



# Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[18]





## **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Х	Х	Н	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	L	L	L	Data Out (I/O <sub>O</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data Out (I/O <sub>O</sub> -I/O <sub>7</sub> ); I/O <sub>8</sub> -I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (I/O <sub>O</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data In (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data In (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )

# **Ordering Information**


Speed (ns)	; ,     <b>U</b>		Package Type	Operating Range
45	CY62136EV30LL-45BVXI	51-85150	48-ball Very Fine Pitch Ball Grid Array (Pb-free)	Industrial
	CY62136EV30LL-45ZSXI	51-85087	44-pin Thin Small Outline Package II (Pb-free)	

Please contact your local Cypress sales representative for availability of other parts





## **Package Diagrams**

## 48-pin VFBGA (6 x 8 x 1 mm) (51-85150)



TOP VIEW






51-85150-\*D





## Package Diagrams (continued)


## 44-pin TSOP II (51-85087)

D[HENS]ON IN MM ([NCH)
MAX
M]NL









MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	237432	See ECN	AJU	New Data Sheet
*A	419988	See ECN	RXU	Converted from Advanced Information to Final. Changed the address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court" Removed 35ns Speed Bin Removed "L" version of CY62136EV30 Changed I $_{CC}$ (Max) value from 2 mA to 2.5 mA and I $_{CC}$ (Typ) value from 1.5 mA to 2 mA at f=1 MHz Changed I $_{CC}$ (Typ) value from 12 mA to 15 mA at f = f $_{max}$ Changed I $_{SB1}$ and I $_{SB2}$ Typ. values from 0.7 $\mu$ A to 1 $\mu$ A and Max. values from 2.5 $\mu$ A to 7 $\mu$ A. Changed the AC test load capacitance from 50pF to 30pF on Page# 4 Changed V $_{DR}$ from 1.5V to 1V on Page# 4. Changed I $_{CCDR}$ from 2.5 $\mu$ A to 3 $\mu$ A. Added I $_{CCDR}$ typical value. Changed toHA, $_{LZCE}$ and t $_{LZWE}$ from 6 ns to 10 ns Changed t $_{LZDE}$ from 3 ns to 5 ns Changed t $_{LZDE}$ from 3 ns to 5 ns Changed t $_{LZDE}$ , thzDE and thzWE from 15 ns to 18 ns Changed tsCE, taw and taw from 40 ns to 35 ns Changed trom 30 ns to 35 ns Changed trom 30 ns to 35 ns Corrected typo in the Truth Table on Page# 9 Updated the package diagram 48-pin VFBGA from *B to *D Updated the ordering Information table and replaced the Package Name column with Package Diagram
*B	427817	See ECN	NXR	column with Package Diagram.  Minor change: Moved datasheet to external web